Re: OpenJDK RISC-V port is coming!

Congrats! It will be the first JIT available JDK in the world. From: jiangfeilong Sent: Monday, March 29, 2021 9:29 AM To: tc@openeuler.org; dev@openeuler.org Cc: Guoge(JVM) <ge.guo@huawei.com>; wangyadong (E) <yadonn.wang@huawei.com>; Chenshanyao <chenshanyao@huawei.com>; Chengwentao (Vintorcheng) <chengwentao@huawei.com>; xuwei (AU) <xuwei43@huawei.com> Subject: OpenJDK RISC-V port is coming! OpenJDK RISC-V port brings the template interpreter and backends of C1/C2 compiler to the RISC-V world. We supports RV64G (G used to be represent the IMAFD base and extensions of RISC-V ISA) for now and with BV (bit-manipulation and vector extensions) on the way . We have set up a repo request[1] in openEuler. [1]: https://gitee.com/openeuler/community/pulls/1694

Congrats! On 3/29/2021 3:05 PM, Shinwell wrote:
👍👍
from my matepad with love
-------- 原始邮件 -------- 发件人: "Guoge(JVM)" <ge.guo@huawei.com> 日期: 2021年3月29日周一 中午12:45 收件人: jiangfeilong <jiangfeilong@huawei.com>, tc@openeuler.org, dev@openeuler.org 抄送: "wangyadong (E)" <yadonn.wang@huawei.com>, Chenshanyao <chenshanyao@huawei.com>, "Chengwentao (Vintorcheng)" <chengwentao@huawei.com>, "xuwei (AU)" <xuwei43@huawei.com> 主 题: [Tc] Re: OpenJDK RISC-V port is coming!
Congrats! It will be the first JIT available JDK in the world.
*From:*jiangfeilong *Sent:* Monday, March 29, 2021 9:29 AM *To:* tc@openeuler.org; dev@openeuler.org *Cc:* Guoge(JVM) <ge.guo@huawei.com>; wangyadong (E) <yadonn.wang@huawei.com>; Chenshanyao <chenshanyao@huawei.com>; Chengwentao (Vintorcheng) <chengwentao@huawei.com>; xuwei (AU) <xuwei43@huawei.com> *Subject:* OpenJDK RISC-V port is coming!
OpenJDK RISC-V port brings the template interpreter and backends of C1/C2 compiler to the RISC-V world. We supports RV64G (G used to be represent the IMAFD base and extensions of RISC-V ISA) for now and with BV (bit-manipulation and vector extensions) on the way .
We have set up a repo request[1] in openEuler.
[1]: https://gitee.com/openeuler/community/pulls/1694 <https://gitee.com/openeuler/community/pulls/1694>
_______________________________________________ Tc mailing list -- tc@openeuler.org To unsubscribe send an email to tc-leave@openeuler.org
-- thanks, hedongbo
participants (3)
-
Guoge(JVM)
-
He Dongbo(JVM)
-
Shinwell