[openEuler-5.10 190/557] rtw88: fix RX clock gate setting while fifo dump