[openEuler-5.10 020/303] clk: socfpga: agilex: add the bypass register for s2f_usr0 clock