[PATCH openEuler-5.10 64/66] riscv: fix misalgned trap vector base address